



Introduction

Our Mission

Our Target Customer

Market Application

Leopard Technology

Leopard Opportunity for Silicon in the 21'st Century

Introduction

Welcome to Leopard Logic, Inc, the standard in Programmable IP for the communications infrastructure in the 21'st Century.

In this site, you can browse our product offering, contact us, and run our tools to design you devices and systems based on Leopard Logic technology.

We are a Pre-IPO company in an exciting new area of silicon technology. Leopard Logic, In committed to customer satisfaction. We welcome your feedback on our technology, softwar and suggestions on how this web site can better serve your needs. Further detailed technic support of our technology and tools is available upon request.

____ bí

Our Mission

Deliver Required Configurable Capability for Next Generation Communication Platforms in I Communication Infrastructure and the Network Access Markets to

- Provide high integration and customizable embedded configurable IP blocks
- Enable flexible low risk solutions for high growth communication and digital convergence applications
- Enable fast time to market solutions via readily accessible, easy to use, and fully integrate tools

_____ b:

Our Target Customer


Our technology is applicable for any ASIC SoC design that requires flexibility, low power, low and minimum risk for a fast time to revenue solution. This solution is most applicable to cus in the communications target market for power efficient and cost effective wireless, network protocol, and DSP centric product categories.

__ bi

Market Application

A New Generation of Devices is Needed for:

- Distributed Computing and Data Access
- · Faster and Smarter Communication Networks
- Evolving Communication Standards
- · Targeted Internet Appliances
- · Power Centric Design



Team

We at Leopard Logic believe that the single most valuable asset a company can he people who make up the team. Our team has a proven track record of on time and deliverables. We strive to create an atmosphere of innovation, learning, and results providing respect and rewards for our team members. The founding team member direct experience to bear on the Leopard Logic technology in terms of managemen direction, product development and delivery, and enabling corporate growth. The te consists of-

Chris Phillips - CEO & President

Dale Wong - VP of Technology

Hsin Wang - VP of Hardware

John Tobey - Director of Software

Dan Pugh - Director of Systems & Applications

Chris Phillips, CEO & President

Mr. Phillips has 20 years experience in microcontroller, microprocessors, FPGAs, A EDA tools at National Semiconductor, Summit Design, Integrated CMOS Systems, Crosspoint Solutions. He was most recently the founder and CTO at Chameleon Solution. Prior to that, he was Director of High Level Synthesis at Summit Design, Direct Advanced Architecture at Crosspoint on the innovative CrossFire FPGA family, and contributor at National Semiconductor in the Integrated Processor Group on an effica fully compatible 486 processor from clean room design to functional silicon in 15 He has 16 patents granted to date. BSEE, Cornell University 1981

Dale Wong, Vice President of Technology

Mr. Wong has 17 years experience in Electronic Design Automation (EDA) algorith development. He has 8 patents granted to date. Most recently, he was a founder ar Software Engineering at Chameleon Systems, Inc. Prior to this, he was founder an of CADalyst, Inc., an EDA design consulting firm with an emphasis in FPGA technology has a proven track record of software tool development at Crosspoint Solution Technology, Cadence Design Systems, and American Microsystems. The delivery Systems at Chameleon Systems and Crosspoint Solutions were delivered on time reported customer bugs. He designed and developed: segmented channel router, router, object oriented database, timing driven placement program, automatic pad multi-chip partitioning system. At VLSI Technology, he was responsible for the deve

_____bı

Leopard Technology

A patent-protected Architectural Breakthrough in:

- Highest Cell Utilization
- Proprietary Innovative Interconnect Structure
- Best Performance per microWatt
- Seamless IP (Intellectual Property) Mapping
- Industry standard Design tool and Methodology Support

Leopard Opportunity for Silicon in the 21st Century

- Cost Effective Configurability
- Pent-up Demand not being met by current solutions
- Power now a key Metric in addition to Performance and Cost
- Clear demand for programmability in Communications
- Requirement in Wireless and Encryption Domains of market usage
- Required Component in ASIC SoC IP based Design Methodologies

bi

January 200

The information in this web site is subject to change without notice and should not be construed as a commitment I provider.

The IP provider assumes no responsibility for any errors that might appear in this web site.

The system described in this web site is furnished under a restricted disclosure policy and may be used or copied accordance with the terms of such policy. No responsibility is assumed for the use or reliability of software or IP the supplied by the IP manufacturer or its affiliated companies.

Design Compiler is a registered trademark of Synopsys Corporation. Synplify Pro is a registered trademark of Synplicity Corporation. Synplicity is a registered trademark of Synplicity Corporation. AMBA, ABA are registered trademarks of ARM, Ltd.

All other trademarks and registered trademarks are the property of their respective holders.

| weil netest) | technology | must | emed | weil netest | exemple | exemple | even | etch

Ali Content Copyright @ 2000, 2001, Leaguer Locie, Inc





of an Industry standard Floorplanning Tool including macro block placement, cell pand routing estimation. BSCS, University of California at Berkeley, 1982

Hsin Wang, VP of Hardware

Mr. Wang has 16 years experience in designing and managing IC design projects. recently was Senior Director of Hardware Engineering at Chameleon Systems. Pric he is a founder and principle of SSD, Manager of Mentor Graphics' VLSI Design Co Service.

He has an extensive track record of successful IC tapeout projects such as the Chi CS 2112 Reconfigurable Communications Processor, i486 microcontroller, MIPS F SUN Sparc and TI DSP C5x. He is widely recognized as being an expert in the areidesign and silicon layout generation.

John Tobey, Director of Software

Mr. Tobey has 20 years experience in the software industry. His experience has for the CAD and Semiconductor industries (Cadence Design Systems, CAE Systems, Advanced Micro Devices, and Schlumberger Digital Test Systems). During the pas he has specialized in the realm of FPGA Design and Algorithms while at AutoGate Actel. During his tenure at AutoGate Logic he developed custom FPGA system soli clients such as Gatefield, HLD Design, Vantis, DynaChip, and Actel. AutoGate Logic acquired by Actel at the end of 1999. His education includes a BS in Computer Scie Colorado State University and an MS in Computer Engineering from Santa Clara U

Dan Pugh, Director of Systems & Applications

Mr. Pugh has 15 years experience in wireless and wireline communications system using a combination of FPGAs, ASICs, microprocessors, and DSPs. He was most Senior Member of Technical Staff at Chameleon Systems where he worked with cum apping wireless algorithms into the Chameleon Reconfigurable Communications Prior to that, he was a System Engineer at Applied Signal Technology where he spyears as a key contributor defining next-generation reconnaissance and defense communications systems. As a Senior Engineer for Radix Technologies, Mr. Pugh an adaptive beamforming processing card for a fixed wireless local loop system for Mr. Pugh is familiar with many standards including UMTS/3GPP, CDMA2000/3GPF and IS-95 CDMA, ATM, and PDH/SDH Multiplexers.BSEE, University of California Berkeley, 1985. MSEE, University of California at Davis, 1987

| well agleeb | veeloadeel | cleatoong | area) | emot ibeliase | lactore | stretteel | com | adoj

AF Content Copyright © 2000, 2001, Legopard Logic, Inc.